Abstract-An instrument for on-chip measurement of transceiver transmission capability is described that is fully realizable in CMOS technology and embeddable within an SoCs. The instrument can be used to inject and extract the timing and voltage information associated with signals in high-speed transceiver circuits that are commonly found in data communication applications. At the core of this work is the use of ΣΔ amplitude-and phase-encoding techniques to generate both the voltage and timing (phase) references, or strobes used for highspeed sampling. The same technique is also used for generating the test stimulant for the device-under-test.
INTRODUCTION
Transceiver circuits find a multitude of uses in cheap, widelyheld data communications applications such as smart phones, tablets, cloud computing, etc.. In order to keep component costs down, low-cost test techniques are essential. One strategy is to incorporate test circuits directly on-chip to standardize test equipment access, improve accuracy and repeatability, and to contribute to short test times through parallel test procedures. In some cases, an on-chip instrument may be the only means to capture information associated with some internal core circuit. An important attribute of such on-chip test circuits is a low silicon area overhead. In addition, such on-chip instruments are not bandwidth limited by the test channel, so tests can be performed at the desired operating frequencies and speeds [1] . A software programmable, probabilistic test instrument using ΣΔ-encoded phase/amplitude-signal generators is to be described in this paper. This paper will begin with a system overview of the probabilistic test instrument (PTI) in Section II. Section III will outline various methods for phase and voltage signal generation using sigma-delta encoding methods and Section IV will describe how these methods can be used to generate a programmable jitter injection and timing signal. Section V will describe a simple circuit technique for extracting the cumulative density function (CDF) associated with the DUT output signal. Section VI will describe the three main modes of instrument operation and Section VII will simulate some practical examples. Experimental results for a discrete implementation will be provided in Section VIII. Finally, conclusions will be drawn in Section IX.
II. SYSTEM OVERVIEW
A probabilistic test instrument is proposed and implemented in this paper for transceiver testing. Fig. 1 shows the system architecture of this test instrument. On the top portion of this figure is the data signal generation blocks used for stimulating a DUT with a pre-defined test pattern, such as a pseudo-random bit sequence (PRBS). The data pattern is held in a 1 bit circular memory and routed to a single flip-flop. Right below this is another set of blocks that are used to define the timing of the edges of the incoming data stream denoted T Data . This allows for arbitrary test signals (e.g., jitter) to be introduced on the edges of the incoming data stream. The timing of the edge T Data is produced through a phase-modulating encoding process performed in software using a ΣΔ modulator and a digital-to-time converter (DTC), followed by storage in a 1-bit circular memory. The output of this memory is then passed to a time-mode filter (TMF) realized using either a PLL [2] , a DLL [3] or time-mode reconstruction filter [4] -more on this in a moment.
In a similar vein, both the level crossing of a sampling process and timing edge denoted by parameters V TH and T STRB are realized using the bottom two sets of sub-blocks. While T STRB is realized using a phase-modulated ΣΔ encoding process followed by a TMF, V TH is created using a voltage-sensitive ΣΔ encoding process followed by an amplitude-mode filter (AMF), which could be RC in nature. Through the appropriate encoding, both T STRB and V TH can be independently controlled, as illustrated in Fig. 2 , to establish the sampling point in the voltage vs. time space using a voltage-based comparator [5] . The final component of this architecture is a probability extractor unit (PEU). The PEU is used to extract the probabilistic information associated with the DUT output through the application of two sets of counters, N and N Total .
The PEU operates as follows: For a specific V TH at the comparator input and a timing strobe with edge T STRB applied to the clock input of the flip-flops of the PEU, a logic test is performed on the timing of the edge of the DUT output, denoted T DUT . If the edge T DUT arrives at the D-input of the flip-flop before the edge of the timing strobe T STRB , the output of the flip-978-1-4673-6732-5/15/$31.00 ©2015 IEEE flop will be logically high, assuming the setup and hold times of the flip-flop are satisfied. If T DUT arrives after T STRB , the flipflop output will be logically low. Repeating this test on the output of the DUT, a count of the number of logic ones generated is made by a counter, which we label as N. At the same time, the total number of comparisons is collected by a separate counter, which we denoted as N Total . The ratio N/N Total indicates the probability that the edge T DUT is greater than T STRB . By moving the edge of the timing strobe T STRB over a predefined time interval, a cumulative distribution function (CDF) as a function of T STRB can be obtained. In this system, changing the 1-bit pattern in the edge placement register corresponding to a specific DC code level applied to the ΣΔ modulator varies the strobe edge.
III. ΔΣ-ENCODING SIGNAL GENERATION METHODS
Sigma-delta modulation is used to encode a bandwidthlimited signal into a 1-bit digital sequence. As a 1-bit signal is a poor approximation of any real-valued signal with almostinfinite precision, a quantization error results. To minimize the effect of this quantization error, ΔΣ encoding shifts the quantization error to an out-of-band frequency region where it can be filtered out using a frequency-sensitive filter and recovers most of the original signal.
An important aspect of ΔΣ-encoding is that it is not limited to voltage or amplitude levels, as seen along the y-axis in Fig. 2 , but can also be used to encode the signal information along the time-axis. These two insights are used as the basis of the signal generator used in the instrument proposed here. Let us consider these two aspects.
A. Continuous-Time Voltage Signal Generation
N bits of a band-limited digital signal that is ΔΣ encoded can be indefinitely rotated, converted into a corresponding voltage level (e.g., V SS and V DD ) and applied to a voltage-sensitive frequency-selective reconstruction filter (denoted as AMF in Fig. 1 ). The filter would remove the out-of-band quantization noise and convert the digital signal into a corresponding continuous-time voltage signal. As these types of filters are well known, we refer our readers to [6] for more details about their design principles.
B. Continous-Time Phase Signal Generation
N-bits of a band-limited digital signal that is ΔΣ encoded can be indefinitely rotated, converted into a corresponding phase level (e.g., -90 and +90 degrees) and applied to a phase-sensitive frequency-selective reconstruction filter denoted as TMF in Fig.  1 ). The filter would remove the out-of-band quantization noise and convert the digital signal into a corresponding continuoustime phase signal. These types of filters are less familiar to most, so we'll spend some time discussing them here. At this time, the authors know of three different ways to implement a phasesensitive frequency-selective filter circuit: (i) phase-locked loop, (ii) delay-locked loop and (iii) time-mode filter circuit.
(i) Phase-Locked loop (PLL):
A PLL is a basic element of electronics and is used in many different ways such as jitter suppression, clock synchronization, etc.. A PLL can also be used as a phasesensitive frequency-selective reconstruction filter [2] . By selecting the loop-filter F(s) in Fig. 3 , the input-output transfer function Θ o /Θ i can be adjusted so that the desired Channel frequency response is realized. This principle was first used to generate test signals for evaluating the frequency response behavior of PLLs [7, 8] .
(ii) Delay-Locked loop (PLL):
In much the same manner as the PLL, a DLL (see Fig. 4 ) can also be tuned by setting the loop filter so that a desired input-output phase transfer function is realized. The first application of a 1 st -order DLL as a reconstruction filter can be traced back to [9] . In [3] , the application of high-order DLLs as a adjustable frequency-selective reconstruction filter was introduced.
(i) Time-Mode (TM) Filter:
Another method that one could use to realize a phasesensitive frequency-selective filter is the time-mode resonator circuit shown in Fig. 5 . This design is very different from a PLL or DLL implementation as it relies on the manipulation of several phase signals using several feedback loops [4] . In this implementation the realization uses several voltagecontrolled delay lines and several switched-capacitor phaseto-voltage conversion circuits. This particular area of filter design is rapidly developing and one can expect more area efficient realizations in the very near future.
IV. JITTER INJECTION SYSTEM/TIMING STROBES
The right-hand side of Fig. 1 shows the architecture of the multi-channel programmable bit-stream generator (BSG). It consists mainly of three modules. A software programmable bit generator, a pattern generator and a hardware implementation of a filter bank consisting of voltage-sensitive and phase-sensitive or TM filters. A multiplexing circuit consisting of a D-type flipflop is also included for re-timing purposes.
The BSG has 4 channels: Channel 1 of the programmable BSG is used for stimulating a DUT with a pre-defined test pattern such as a pseudo random bit sequence (PRBS). The data pattern is held in a 1-bit circular memory and routed to the Dinput of the flip-flop. Right below this is channel 2, where another set of blocks are used to define the timing of the edges of the incoming data stream, denoted as T Data . This allows for arbitrary test signals (e.g., jitter) to be introduced on the edges of the incoming data stream. The timing of the edge T Data is produced through a phase-modulating encoding process performed in software using a ΣΔ modulator and a digital-totime converter (DTC), followed by storage in a 1-bit circular memory. The output of this memory is then passed to a timemode filter (TMF) realized using either a PLL, DLL or timemode reconstruction filter, as described in Section III. The phase-encoded signal is then passed to the clock input of the Dtype flip-flop. Together, channel 1 and 2 produce an arbitrary pattern with various edge timings for stimulating the DUT.
Channel 3 generates a threshold voltage (V TH ) whose level is programmable in software. It consists of a ΣΔ modulator, a 1-bit DAC followed by a 1-bit circular memory. The output is passed through a voltage-mode filter (VMF), which is implemented by some active-RC circuit. Similarly, channel 4 generates the timing strobes (T STRB ) associated with a sampling process. Both V TH and T STRB are depicted by the horizontal and vertical dashed lines shown in Fig. 2 depicting the sampling process. The T STRB is generated using the ΣΔ phase signal generation technique, in much the same way as described for the jittered clocked signal of channel 2. These two strobes (V TH and T STRB ) will be used by the probability extraction unit to extract the CDF associated with the DUT output. Through the appropriate encoding, both T STRB and V TH can be independently controlled to establish the sampling point in the voltage vs. time space using a voltagebased comparator.
V. PROBABILITY EXTRACTION UNIT (PEU)
A block diagram of the PEU unit developed in this work is shown in Fig. 1 . The PEU consists of two main blocks: (1) voltage-sensitive comparator and (2) two 16-bit counters. The PEU requires a voltage level for the comparator and a strobe signal to set the data capture time. The comparator compares the output DUT edge with respect to the threshold voltage value and sets the output to a logic "1" state if the DUT output is above the threshold or a logic "0" state otherwise. The second block in the PEU is the counter block. Two 16-bit counters will count the logic value presented to it at the time instant set by the timing strobe generator. One counter, attached to the output of the comparator, will count the number of rising edge transitions from the DUT that are ahead of the timing strobe (denoted by the value N), and the second counter will count the total number of timing strobe rising edge transitions (denoted as N Total ). Using the output values of these two counters over a range of timing strobe locations; it is possible to extract the CDF corresponding to the DUT, i.e., CDF(k) = N(k)/N Total .
VI. WORKING INSTRUMENT PRINCIPLE
The proposed test instrument has three main modes of operation. The first mode of operation is for measuring the jitter distribution of a DUT, such as DLL, PLL or clock and data recovery (CDR) unit subject to a known level of input jitter. Such a test setup is used to perform a jitter tolerance test. The second mode of operation is for measuring the input-output excess phase response of a time-sensitive channel of a DUT, commonly referred to as a jitter transfer function test. The third mode of operation is for measuring the frequency response of a voltage-sensitive channel of a DUT. The working principles for these three modes of operation are discussed below.
A. Jitter Tolerance Measurement
In the first mode of operation we can measure the jitter distribution of a DUT such as PLL or DLL subject to some input phase-modulated test stimulus, e.g., perform a jitter tolerance type test. Both the multi-channel programmable bit-stream generator and the PEU are used to perform this measurement. In this mode of operation, four of the five channels of the multichannel programmable BSG (specifically, 1, 2, 3 and 4) shown in Fig. 1 are used to generate a phase-modulated test signal with a specific PRBS test pattern superimposed. Figure 6 (a) illustrate the arrangement of channel 1 and 2 of the multi-channel programmable BSG, together with the input software setup for generating the Gaussian test signal. A Gaussian noise source is low-pass filtered to band-limit the wideband noise from the random number generator (RN). This signal (consisting of real numbers) is then encoded into a one-bit sequence using a ΣΔ modulator. Subsequently, the output of the ΣΔ modulator is phase modulated using the DTC and low-pass filter in the timedomain using a TMF. The output of the TMF is a Gaussianshaped phased-modulated clock signal denoted by T Data .
Once the DUT is stimulated by the phase-modulated signal, its output is passed to the PEU for the output signal characterization as described in Section V. The threshold voltage V TH and T STRB inputs to the PEU are set by channels 3 and 4 of the multi-channel programmable BSG. For a jitter tolerance test, V TH is held constant throughout the entire test.
B. Input-Output Phase Transfer Measurement
In the second mode of operation the input-output phase transfer function of a DUT of a time-sensitive channel can be measured. This is performed by exciting the DUT with a 0-1 cyclic bit pattern whose clock is phase-modulated by a sine wave of a specific amplitude, phase and frequency and measuring the amplitude of the output sinusoidal phase response of the DUT. The ratio of the output phase amplitude to the input phase amplitude provides a measure of the system gain at a specific frequency. Repeating this test over a wide range of frequencies provides a measure of the input-output phase transfer for this DUT. In this test mode, all channels of the multi-channel programmable BSG of Fig. 1 are used. Further, a sine wave of known amplitude, phase and frequency is synthesized through channel 2 as opposed to a Gaussian noise signal in the previous test setup. Figure 6 (b) illustrates the test set up for a phase transfer function test. As shown in this figure, a sine wave of known amplitude, phase and frequency is encoded using the ΣΔ modulator and then phase modulated by a DTC. The phasemodulated signal is then low pass filtered using a TMF. The output of the time mode filter is essentially a clock signal with sine wave modulating its phase, as depicted in Fig. 7 . This signal is then used to modulate the 01 cyclic pattern from the PRBS generator. This signal is essentially a clock signal whose phase varies according to a sine wave and it will be used as the test stimulus for the DUT. The output of the DUT is then sent to the PEU for signal characterization. Both the threshold voltage V TH and T STRB inputs to the PEU are set by channels 3 and 4 of the multi-channel programmable BSG, identical to that described in the previous test setup.
Once the CDF is derived using the PEU, the amplitude of the output phase signal is then determined by through the extraction of the upper and lower limits of the CDF. Normalizing the output amplitude by the input amplitude provides a measure of the gain of the DUT. Repeating for different input frequencies provides a measure of the phase transfer as a function of frequency.
VII. SIMULATION RESULTS
In this section we present the MATHLAB/Simulink simulated results for the three modes of operation of the proposed probabilistic test instrument (PTI) presented earlier.
The DUT for this experiment is modeled as an ideal 6th-order PLL with a bandwidth of 100 kHz [2] . The DUT is assumed noiseless.
A. Jitter Tolerance Measurement
A known Gaussian jitter is injected into a DUT and its output is measured using the probability test instrument. Figure 6(a) shows the test setup for this measurement. The time-mode filter (TMF) was implemented using a PLL. A known Gaussian noise was band limited using a low pass Chebyshev filter with a bandwidth of 60 kHz. The band-limited Gaussian noise with a standard deviation of 160 ps was then encoded into a one-bit stream using a 5th-order ΣΔ modulator, followed by a 90-degree phase encoding with 50% duty cycle. The phase-encoded signal was then injected into the DUT. The output of the DUT is then passed to the PEU. The threshold voltage V TH was fixed to be 2.5 V as the output of the DUT swings from 0 V to 5 V. By varying the T STRB from 0 to 45 degrees in steps of 1 degree we can generate the CDF of the DUT output with the help of the PEU. Differentiating the CDF, the PDF of the DUT output can be derived as shown in Fig. 8 . Also shown in this plot are samples corresponding to the PDF of the input signal. We can see from this figure that the standard deviation of the DUT output measured using the PTI is approximately 160 ps, which is essentially the same as the input level. This is not surprising as the input noise bandwidth was well within the bandwidth of the PLL, and left unaffected by the magnitude roll-off of the PLL.
B. Phase Response of a Time-Sensitive Channel
The phase response of the DUT was simulated using the test setup shown in Fig. 6(b) . The time-mode filter (TMF) was again implemented using a PLL A sine wave with an amplitude of 0.2 and 0.45 LSB DC offset having frequencies ranging from 10 kHz to 1 MHz are phase encoded using the phase signal generation technique. For each sine wave, a 90° phase encoding with a 50% duty cycle is used. The phase encoded bit stream is then used to stimulate the DUT and its output is passed to the PEU. The reference threshold voltage V TH of the PEU was fixed at 2.5 V. The timing reference T STRB was varied from 0 to 45 degrees in steps of 1 degree. Taking the ratio of the amplitude of the output to input signals for different input frequencies of the sine wave results in the excess phase response of the DUT shown in Fig. 9 . When compared to the expected PLL response we see that they are in very good agreement.
VIII. EXPERIMENTAL RESULTS
The test instrument was prototyped using a 3rd-order ΣΔ modulator with a noise transfer function having a Butterworth filter function. The bandwidth of the ΣΔ modulator was designed to be 781 kHz with a sampling frequency of 50 MHz. The resulting oversampling ratio (OSR) is set to 32. The DTC was constructed using a 90º phase step with a 50% duty cycle so that the bit map replaces every 0 bit from the ΣΔ modulator with a 1100 code, and all subsequent 1's by a bit code of 0110 [Sadok] . The TMF was implemented in hardware using a 6th-order PLL designed to approximate a Gaussian filter response. The bandwidth of the PLL was selected to be 300 kHz. The 5th-order loop filter was implemented as a cascade of several TowThomas active-RC biquads and a first-order integrator section. The counters were implemented in software. The experimental setup consists of 5 parts: (1) an HP 81130A pattern generator with two channel outputs, (2) a 6 thorder PLL with a 100 kHz bandwidth acting as the DUT, (3) a PCB containing the PEU and filters, (4) an oscilloscope, and (5) computer for some signal processing.
A. Jitter Measurement Of DUT Output
The DUT was subject to a repeating 1-0 pattern with a clock jitter set to 160 ps. The corresponding PDF of the DUT output was captured using the PEU and is displayed in Fig. 10 . It is also compared to the simulated result found using MATLAB/Simulink. As is evident, the results are quite similar. The RMS jitter had a standard deviation of 170.1 ps as compared to the 160 ps found from simulation.
B. Phase Response Of A Time-Sensitive DUT Channel
The phase response of the DUT was also measured using the PTI and an external phase modulated clock source. We can see from the plot that frequency response of the DUT measured using our instrument has a gain offset which is because of the limited resolution of the phase signal generator, T STRB . After adding a gain offset we can see from this plot that both tests gives us very similar frequency response. We can see that the bandwidth of the DUT is approximately 100 kHz. For comparison the expected DUT response derived from MATLAB simulation is also provided in the plot of Fig. 11 .
IX. CONCLUSION
A design and implementation of a probabilistic test instrument used for injecting and extracting timing information associated with many of todays' communication systems was proposed. This instrument is envisioned to be fully realizable in CMOS technology and embeddable in a SoCs. With a simple change in software code we showed how we can change the sampling edge T STRB , threshold voltage reference level V TH and the edge of the data stimulant T Data associated with some arbitrary input bit sequence using various ΣΔ encoding techniques. These signals were also shown to be used to extract the CDF/PDF of the DUT output.
